



Flash




BLECS_Combiner_Flash.SchDoc

Stratix_Configurator




BLECS_Combiner_Stratix_Configurator.SCHDOC

P2 DaisyChain and Control




BLECS_Combiner_P2_DaisyChain_and_Control.SchDoc




BLECS_Combiner_Stratix_Controller.SCHDOC

Stratix_Controller




Mictor




BLECS_Combiner_Mictor.SchDoc

FrontPanel




BLECS_Combiner_FrontPanel.SchDoc

Synch SRAM




BLECS_Combiner_Synch_SRAM.SchDoc

SCAN Bridge




BLECS_Combiner_SCAN_Bridge.SchDoc

VME_Interface




BLECS_Combiner_VME_Interface.SchDoc

VME P0 Connector




BLECS_Combiner_VME_P0_Connector.SchDoc

DelayLines



BLECS_Combiner_DelayLines.SchDoc



U_ : Unmaskable / M_ : Maskable / _A_ : ChannelA / _B_ : ChannelB


To determine if the board is the last one before the CIBU


To Send/Receive the state of the BP on the last BLECS before the CIBU


DAC CHECK

ADC CHECK

Title: BLECS: VME P2 CONTROLS			
Size	Number	Author	Revision
D	1	J. Emery	3
Date:	05/12/2007	Sheet 2 of 12	
File:	C:\LOCAL DESKIN\BLECS_Combined	P2toCIBU_SchDoc	










BLECS: Delay Lines				
Revision	CERN EDMS: EDA-01660			
3	Sheet #:	3 of 12		Size: A
	Drawn by:	J. Emery		Date: 05/12/2007



BLECS: Flash Configuration Memory



Revision	CERN EDMS: EDA-01660	CERN based on DAB64x by TRIUMF	
3	Sheet #: 4 of 12 Size: A		
	Drawn by: J. Emery	Date: 05/12/2007	

File: C:\LOCAL_DESIGN\altium\BLECS Combiner Altium\BLECS-Altium-Schematics\BLECS Combiner_Flash.SchD








VME Access

ESD Front Panel Discharge Resistors



BLECS: Front Panel Display and Signal I/O




Revision	CERN EDMS: EDA-01660	CERN
3	Sheet #: 5 of 12	based on DAB64x
	Size: B	by TRIUMF
	Drawn by: J. Emery	Date: 05/12/2007





BLECS: MICTOR Connector / PIM Mezzanine Connectors

Revision	CERN EDMS: EDA-01660	CERN
3	Sheet #: 6 of 12	based on DAB64x by TRIUMF
	Size: A	
Drawn by: J. Emery	Date: 05/12/2007	







File: C:\LOCAL DESIGN\altium\BLECS Combiner Altium\BLECS-Altium-Schematics\BLECS Combiner_Mictor.SchDoc












JTAG->STRATIX






JTAG->Config Flash



BLECS: JTAG Interface / Scanbridge			
Revision	CERN EDMS: EDA-01660	CERN based on DAB64x by TRIUMF	
3	Sheet #: 7 of 12	Size: B	
	Drawn by: J. Emery	Date: 05/12/2007	





MEM_Vert_SRAM_Data[31..0] Vert_SRAM_Data[31..0]
MEM_Vert_SRAM_Add[20..0] Vert_SRAM_Add[20..0]

MEM_Hor_SRAM_Data[31..0] Hor_SRAM_Data[31..0]
MEM_Hor_SRAM_Add[20..0] Hor_SRAM_Add[20..0]

MEM_PM_SRAM_Data[31..0] PM_SRAM_Data[31..0]
MEM_PM_SRAM_Add[20..0] PM_SRAM_Add[20..0]

U20
AS7C33128PFS32B-166TQC










Vert_SRAM_Add20	43	NC/Add_43	DQ1A	52	Vert_SRAM_Data31
Vert_SRAM_Add19	42	NC/Add_42	DQ2A	53	Vert_SRAM_Data30
Vert_SRAM_Add18	38	NC/Add_38	DQ3A	56	Vert_SRAM_Data29
Vert_SRAM_Add17	39	NC/Add_39	DQ4A	58	Vert_SRAM_Data28
Vert_SRAM_Add16	100	NC/Add_100	DQ5A	59	Vert_SRAM_Data27
Vert_SRAM_Add15	99	Add_99	DQ6A	59	Vert_SRAM_Data26
Vert_SRAM_Add14	82	Add_82	DQ7A	62	Vert_SRAM_Data25
Vert_SRAM_Add13	81	Add_81	DQ8A	63	Vert_SRAM_Data24
Vert_SRAM_Add12	50	Add_50	DQ1B	68	Vert_SRAM_Data23
Vert_SRAM_Add11	49	Add_49	DQ2B	69	Vert_SRAM_Data22
Vert_SRAM_Add10	48	Add_48	DQ3B	72	Vert_SRAM_Data21
Vert_SRAM_Add9	47	Add_47	DQ4B	73	Vert_SRAM_Data20
Vert_SRAM_Add8	46	Add_46	DQ5B	74	Vert_SRAM_Data19
Vert_SRAM_Add7	45	Add_45	DQ6B	75	Vert_SRAM_Data18
Vert_SRAM_Add6	44	Add_44	DQ7B	78	Vert_SRAM_Data17
Vert_SRAM_Add5	35	Add_35	DQ8B	79	Vert_SRAM_Data16
Vert_SRAM_Add4	34	Add_34	DQ1C	82	Vert_SRAM_Data15
Vert_SRAM_Add3	33	Add_33	DQ2C	83	Vert_SRAM_Data14
Vert_SRAM_Add2	32	Add_32	DQ3C	87	Vert_SRAM_Data13
Vert_SRAM_Add1	36	Add_36	DQ4C	87	Vert_SRAM_Data12
Vert_SRAM_Add0	37	Add_37	DQ5C	88	Vert_SRAM_Data11
		Add_0	DQ6C	89	Vert_SRAM_Data10
		Add_0	DQ7C	92	Vert_SRAM_Data9
		Add_0	DQ8C	93	Vert_SRAM_Data8
		Add_0	DQ1D	98	Vert_SRAM_Data7
		Add_0	DQ2D	99	Vert_SRAM_Data6
		Add_0	DQ3D	100	Vert_SRAM_Data5
		Add_0	DQ4D	100	Vert_SRAM_Data4
		Add_0	DQ5D	100	Vert_SRAM_Data3
		Add_0	DQ6D	100	Vert_SRAM_Data2
		Add_0	DQ7D	100	Vert_SRAM_Data1
		Add_0	DQ8D	100	Vert_SRAM_Data0

U19
AS7C33128PFS32B-166TQC

Hor_SRAM_Add20	43	NC/Add_43	DQ1A	52	Hor_SRAM_Data31
Hor_SRAM_Add19	42	NC/Add_42	DQ2A	53	Hor_SRAM_Data30
Hor_SRAM_Add18	38	NC/Add_38	DQ3A	56	Hor_SRAM_Data29
Hor_SRAM_Add17	39	NC/Add_39	DQ4A	58	Hor_SRAM_Data28
Hor_SRAM_Add16	100	NC/Add_100	DQ5A	59	Hor_SRAM_Data27
Hor_SRAM_Add15	99	Add_99	DQ6A	59	Hor_SRAM_Data26
Hor_SRAM_Add14	82	Add_82	DQ7A	62	Hor_SRAM_Data25
Hor_SRAM_Add13	81	Add_81	DQ8A	63	Hor_SRAM_Data24
Hor_SRAM_Add12	50	Add_50	DQ1B	68	Hor_SRAM_Data23
Hor_SRAM_Add11	49	Add_49	DQ2B	69	Hor_SRAM_Data22
Hor_SRAM_Add10	48	Add_48	DQ3B	72	Hor_SRAM_Data21
Hor_SRAM_Add9	47	Add_47	DQ4B	73	Hor_SRAM_Data20
Hor_SRAM_Add8	46	Add_46	DQ5B	74	Hor_SRAM_Data19
Hor_SRAM_Add7	45	Add_45	DQ6B	75	Hor_SRAM_Data18
Hor_SRAM_Add6	44	Add_44	DQ7B	78	Hor_SRAM_Data17
Hor_SRAM_Add5	35	Add_35	DQ8B	79	Hor_SRAM_Data16
Hor_SRAM_Add4	34	Add_34	DQ1C	82	Hor_SRAM_Data15
Hor_SRAM_Add3	33	Add_33	DQ2C	83	Hor_SRAM_Data14
Hor_SRAM_Add2	32	Add_32	DQ3C	87	Hor_SRAM_Data13
Hor_SRAM_Add1	36	Add_36	DQ4C	87	Hor_SRAM_Data12
Hor_SRAM_Add0	37	Add_37	DQ5C	88	Hor_SRAM_Data11
		Add_0	DQ6C	89	Hor_SRAM_Data10
		Add_0	DQ7C	92	Hor_SRAM_Data9
		Add_0	DQ8C	93	Hor_SRAM_Data8
		Add_0	DQ1D	98	Hor_SRAM_Data7
		Add_0	DQ2D	99	Hor_SRAM_Data6
		Add_0	DQ3D	100	Hor_SRAM_Data5
		Add_0	DQ4D	100	Hor_SRAM_Data4
		Add_0	DQ5D	100	Hor_SRAM_Data3
		Add_0	DQ6D	100	Hor_SRAM_Data2
		Add_0	DQ7D	100	Hor_SRAM_Data1
		Add_0	DQ8D	100	Hor_SRAM_Data0

U21
AS7C33128PFS32B-166TQC

PM_SRAM_Add20	43	NC/Add_43	DQ1A	52	PM_SRAM_Data31
PM_SRAM_Add19	42	NC/Add_42	DQ2A	53	PM_SRAM_Data30
PM_SRAM_Add18	38	NC/Add_38	DQ3A	56	PM_SRAM_Data29
PM_SRAM_Add17	39	NC/Add_39	DQ4A	58	PM_SRAM_Data28
PM_SRAM_Add16	100	NC/Add_100	DQ5A	59	PM_SRAM_Data27
PM_SRAM_Add15	99	Add_99	DQ6A	59	PM_SRAM_Data26
PM_SRAM_Add14	82	Add_82	DQ7A	62	PM_SRAM_Data25
PM_SRAM_Add13	81	Add_81	DQ8A	63	PM_SRAM_Data24
PM_SRAM_Add12	50	Add_50	DQ1B	68	PM_SRAM_Data23
PM_SRAM_Add11	49	Add_49	DQ2B	69	PM_SRAM_Data22
PM_SRAM_Add10	48	Add_48	DQ3B	72	PM_SRAM_Data21
PM_SRAM_Add9	47	Add_47	DQ4B	73	PM_SRAM_Data20
PM_SRAM_Add8	46	Add_46	DQ5B	74	PM_SRAM_Data19
PM_SRAM_Add7	45	Add_45	DQ6B	75	PM_SRAM_Data18
PM_SRAM_Add6	44	Add_44	DQ7B	78	PM_SRAM_Data17
PM_SRAM_Add5	35	Add_35	DQ8B	79	PM_SRAM_Data16
PM_SRAM_Add4	34	Add_34	DQ1C	82	PM_SRAM_Data15
PM_SRAM_Add3	33	Add_33	DQ2C	83	PM_SRAM_Data14
PM_SRAM_Add2	32	Add_32	DQ3C	87	PM_SRAM_Data13
PM_SRAM_Add1	36	Add_36	DQ4C	87	PM_SRAM_Data12
PM_SRAM_Add0	37	Add_37	DQ5C	88	PM_SRAM_Data11
		Add_0	DQ6C	89	PM_SRAM_Data10
		Add_0	DQ7C	92	PM_SRAM_Data9
		Add_0	DQ8C	93	PM_SRAM_Data8
		Add_0	DQ1D	98	PM_SRAM_Data7
		Add_0	DQ2D	99	PM_SRAM_Data6
		Add_0	DQ3D	100	PM_SRAM_Data5
		Add_0	DQ4D	100	PM_SRAM_Data4
		Add_0	DQ5D	100	PM_SRAM_Data3
		Add_0	DQ6D	100	PM_SRAM_Data2
		Add_0	DQ7D	100	PM_SRAM_Data1
		Add_0	DQ8D	100	PM_SRAM_Data0





BLECS: H, V & PM Synchronous SRAM

Revision: 3
CERN EDMS: EDA-01660
Sheet #: 10 of 12
Size: C
Date: 05/12/2007

CERN based on DAB64x by TRIUMF







BLECS: VME P0 Interface			
Revision	CERN EDMS: EDA-01660	CERN based on DAB64x by TRIUMF	Cannot open file TRIUMF.BMP
3	Sheet #: 12 of 12	Size: B	
	Drawn by: J. Emery	Date: 05/12/2007	

File: C:\LOCAL DESIGN\altium\BLECS Combiner Altium\BLECS-Altium-Schematics\BLECS_Combiner