




Stratix_Configurator



P2 DaisyChain and Control



FPGA_U_A_neg_Out

FPGA_U_B_neg_Out

FPGA_M_A_neg_Out

FPGA_M_B_neg_Out

FPGA_DAC_Din

FPGA_DAC_SCLK

FPGA_DAC_SYNC_LOW

FPGA_DAC_SYNC_LOW

FPGA_DAC_SYNC_LOW_2

FPGA_ADC_DCLK

FPGA_ADC_CS_LOW

FPGA_ADC_Din

FPGA_I2C_SDA

FPGA_I2C_SCL

FPGA_I2C_SDA_MEM

FPGA_I2C_SCL_MEM

FPGA_CTRL_OD_Line1

FPGA_CTRL_OD_Line2

FPGA_CTRL_OD_Line1

FPGA_CTRL_OD_Line2

F0_pos5V

F0_pos15V

F0_neg15V

VME_neg12V

VME_pos12V

VME_5V

Fuse_VPC_P2

AD7734_MClkin

AD7734_Din

AD7734_nCS


AD7734_SCLK

FPGA_LastCreateInputBPState

FPGA_DetectLastCreate_Down


FPGA_DetectLastCreate_Up

VME_Interface




VME_P0_Connector

Stratix_Controller




SCAN_Bridge




BLECS_Combiner_Mictor.SchDoc


FrontPanel



Synch_SRAM



SCAN_Bridge





DelayLines



BLECS_MODULE


Revision	CERN EDMS: EDA-01660	CERN based on DAB64x by TRIUMF
3	Sheet #:	1 of 12
	Size:	C
	Drawn by:	J. Emery
	Date:	05/12/2007





BLECS: Delay Lines


3	CERN EDMS: EDA-01660	CERN based on DAB64x by TRIUMF
	Sheet #: 3 of 12	
	Size: A	
	Drawn by: J. Emery	Date: 05/12/2007







BLECS: Flash Configuration Memory

3	CERN EDMS: EDA-01660	CERN based on DAB64x by TRIUMF
	Sheet #: 4 of 12	
	Size: A	
	Drawn by: J. Emery	Date: 05/12/2007





















Revision	CERN EDMS: EDA-01660		CERN based on DAB64x by TRIUMF	
3	Sheet #: 6 of 12			
	Size: A			
	Drawn by: J. Emery	Date: 05/12/2007		
File: C:\LOCAL DESIGN\altium\BLECS_Combiner_Altium\BLECS-Altium-Schematics\BLECS_Combiner_Mictor.SchD				

BLECS: MICTOR Connector / PIM Mezzanine Connectors






BLECS: JTAG Interface / Scanbridge			
Revision	CERN EDMS: EDA-01660	CERN based on DAB64x by TRIUMF	
3	Sheet #: 7 of 12	Size: B	
	Drawn by: J. Emery	Date: 05/12/2007	
File: C:\LOCAL DESIGN\altium\BLECS_Combiner_Altium\BLECS-Altium-Schematics\BLECS_Combiner_Altium.sch			




BLECS: Stratix Configuration Controller

Revision	CERN EDMS: EDA-01660	CERN
3	Sheet #: 8 of 12 Size: B	based on DAB64x by TRIUMF
	Drawn by: J. Emery	Date: 05/12/2007







U200B




U200D




U200F




U200H



U200J



U200L



U200R

