



● BLM and BWS installation examples

Front




Back



LHC BLM system: 4 crates connected through P2 connector (with the combiner card) for HV control, crate interconnections, beam permit and beam energy distribution. **(41 I/O through P2)**

BWS layout (pictures from the CPS)
Mix of analog, digital and supplies going through P2.
Installed in 2009. **(56 I/O through P2)**




SPS BLM system
(BA4 pictures)
(> 40 I/O through P2)


● BLM LHC Direct - Dump

Analog Part

Digital Part




Signal conditioning was moved to the back of the VME and passing through P2, to improve signal/noise ratio and for safety reasons (avoiding risk of high voltage on the connector in case of malfunction of the IC)



I/O through the P2 connector
4 analog signal inputs, 4 analog monitoring inputs

● BLM LHC Combiner card

- Based on the DAB card
 - => VME 64x
 - => Stratix 40k
 - => SRAM memory
 - => One site code update
 - => Specific BI signals on P0
- Reuse of existing material
 - => FPGA code for VME
 - Serial number chip
 - Flash memory
 - => Flash programming




Combiner features added.
Analog and digital control.
all going through P2 connector

- Beam permit
 - => Daisy chain between crates
 - => Beam Interlock CIBUS interface
- Interface to high voltage PS DAC for control ADC for monitoring
- Monitoring VME PS for specific behavior (ripples)
- Crate interconnections for test of the BLM system

41 I/O through the P2 connector

- **BLM LHC tunnel card**
(example of analog & digitalisation circuit)

Digital Part:
Processing
& Optical
Transmission




Analog Part:
Current measurements
with CFC circuit +
digitalisation
8 inputs
Dynamic : 10^8

For the LHC, one surface electronic board BLETC (DAB+Mezzanine)
handles 2 of this cards (16 BLM channels in total)

● BLM CPS prototype


Analog Part.
Different circuit
architectures are being
tested for measuring
1nA-100mA (8 orders)
on 8 channels



Digital Part

I/O through the P2 connector not defined yet

● BWS motion control (All machines)



Digital part:

3 Altera FPGA

SRAM memory

Specific BI signals on P0

Direct access to DAC and ADC
with the CPU

Analog from/to digital conversions

Signal conditioning


Analog powering

Threshold comparison for status

Analog feedback loop


All through P2 connector to power amplifier

56 I/O through P2



BWS power amplifier is plugged
directly on the back of the crate

● BWS HV control card (All machines)




Digital part

Analog part:
ADC and DAC
Signal conditioning
Option to extend through the FP


BWS HV module is plugged directly on the back of the crate

Control of 4 HV modules with
Monitoring of I and V
28 I/O through the P2 connector



- **SEM 16 channels C.I. ADC (SPS)**

Analog Part:
16 channels
Dynamic > 10^6



Digital Part

16 analog signals through the P2 connector

● KEY POINTS

- In all designs the analog part is occupying 40%-70% of the boards area.
 - Size doesn't fit in the small FMC mezzanines.
 - Some circuits needs to dissipate some power.
- Almost each design uses the P2 connector.
 - For signal and control connections to the outside.
 - To avoid cabling in the front of the crates or patch panels.
 - Easy exchange of the cards, no cable mix up.
- Noise and EMC issues.
 - Low noise analog voltages usually needed: $\pm 15V$, $+5V$
 - Proximity of high speed digital circuits to the high sensitivity inputs of the amplifiers to be avoided.

● Proposal for P2 pinout to use the back of the VME

VME64 P2 Connector:

Raw A, C, D, Z: **110 lines** of UsrDef

VME64x P2 Connector					
Pin	Signal Name	Signal Name	Signal Name	Signal Name	Signal Name
	Row z	Row A	Row B	Row C	Row d
1	U srDef	U srDef	+5V	U srDef	U srDef
2	GND	U srDef	GND	U srDef	U srDef
3	U srDef	U srDef	RETRY	U srDef	U srDef
4	GND	U srDef	A24	U srDef	U srDef
5	U srDef	U srDef	A25	U srDef	U srDef
6	GND	U srDef	A26	U srDef	U srDef
7	U srDef	U srDef	A27	U srDef	U srDef
8	GND	U srDef	A28	U srDef	U srDef
9	U srDef	U srDef	A29	U srDef	U srDef
10	GND	U srDef	A30	U srDef	U srDef
11	U srDef	U srDef	A31	U srDef	U srDef
12	GND	U srDef	GND	U srDef	U srDef
13	U srDef	U srDef	+5V	U srDef	U srDef
14	GND	U srDef	D16	U srDef	U srDef
15	U srDef	U srDef	D17	U srDef	U srDef
16	GND	U srDef	D18	U srDef	U srDef
17	U srDef	U srDef	D19	U srDef	U srDef
18	GND	U srDef	D20	U srDef	U srDef
19	U srDef	U srDef	D21	U srDef	U srDef
20	GND	U srDef	D22	U srDef	U srDef
21	U srDef	U srDef	D23	U srDef	U srDef
22	GND	U srDef	GND	U srDef	U srDef
23	U srDef	U srDef	D24	U srDef	U srDef
24	GND	U srDef	D25	U srDef	U srDef
25	U srDef	U srDef	D26	U srDef	U srDef
26	GND	U srDef	D27	U srDef	U srDef
27	U srDef	U srDef	D28	U srDef	U srDef
28	GND	U srDef	D29	U srDef	U srDef
29	U srDef	U srDef	D30	U srDef	U srDef
30	GND	U srDef	D31	U srDef	U srDef
31	U srDef	U srDef	GND	U srDef	GND
32	GND	U srDef	+5v	U srDef	V PC

L. Davis

➤ Analog power supplies:

1) (BI type A) 5V, -5.2V, -2V or (BI type B) ±15V, 5V from P0.

See EDMS No: 365170 [LHC instrumentation VME crates](#).

2) ±12V from P1 connector could be considered as analog, but with common ground with the other voltages?

3x (3 PS + 3 return) + 3x(2 PS) = **24 lines**

➤ Digital supplies from the VME 3.3V (5V already there). **3 lines**

➤ Timing signals from PLL and/or P0? 4 LVDS, **8 lines**

➤ Standard clock lines from/to the FPGA. **3 lines**

➤ I/O to the FPGA for digital control and data transmissions (Fast ADC/DAC, serial link, digital control)

Max signal speed achievable ? Some high speed ?

17 LVDS, **34 lines**

➤ I/O to FMC mezzanine(s)

(in case of no signal conditioning before P2 connector)

16 lines (8 LVDS?) + 8 analog lines = **24 lines**

TOTAL : 96 lines + 14 GND / AGND = 110 lines