


# **Functional and linearity test system for the LHC beam loss data acquisition card**


J. Emery, B. Dehning, E. Effinger, C. Zamantzas, R. Leitner CERN, Geneva, Switzerland

Abstract: In the frame of the design and development of the beam loss monitoring (BLM) system for the Large Hadron Collider (LHC) a flexible test system has been developed to qualify and verify during design and production the BLM LHC data acquisition card [1]. It permits to test completely the functionalities of the board as well as realizing analog input signal generation to the acquisition card. The system utilize two optical receivers, a Field Programmable Gate Array (FPGA), eights flexible current sources and a Universal Serial Bus (USB) to link it to a PC where a software written in LabWindows (National Instruments) runs. It includes an important part of the measurement processing [3] developed for the BLM in the future LHC accelerator [2]. The box is called Beam Loss Electronic Current to Frequency Tester (BLECFT).

#### **System description**


There will be around 650 acquisition cards to be calibrated and tested. Then they will be install inside the *LHC* tunnel. See [1]. The test box contain everything to test completely the tunnel card including a control unit (*FPGA* module) a power supply with current consumption check, two optical link to visualize the state of the tested broad and acquire data, eight current sources working in parallel to control the linearity of the measurement chain and an interface to the *PC* (*USB* module).





## **Optical link**

The data from the *BLM* acquisition card are send through an 800Mbps single mode optical link. The components have been taken from the receiver board of the *LHC* system (see right picture). The photodiode and the transceiver *(TLK 1501)* have been directly integrated on the board next to the *FPGA*. The data are demodulated by the *TLK* and send through the parallel bus @ 40MHz.



From fiber A

From fiber I


To relays

To currents sources

To modulation


RELAY

CTRL




The tunnel card is sending every  $40\mu s$  20 words containing the identification number, the status

of the card, the measurements of the *ADC* and the counter of the current to frequency circuit. These data are then processed inside the *FPGA* or send directly to the *PC*.



The current source provide current from 10pA to 1mA on eight channels in parallel. To calibrate it, the voltage reference can be changed with an Digital to analog converter (DAC). Since the input resistor of the board to be tested is 2.7 kOhm, the high current had to be designed separately from the rest with a current sens feedback. The low level currents uses high resistor values and the input resistance can be negligiate.



SIG GEN

USB I/O

1 r

DAC CTRL


DAC CTRL

#### **FPGA code**

The type of FPGA used on the board is the same as the one of the LHC BLM system but smaller (Altera Stratix). The Running maximums permit to get similar data as the final *LHC* processing to realize test in real situations. To implement different modes, the description take advantage of parallel processing of the programmable logic to allow real time analysis of packets even during visualization in another mode. There are two data channels between the hardware and the computer. A slow speed

for controlling the parameters of the tester and a high speed to download the data. There is also logic implemented to control the current sources through *DAC* converters, relays and analog switches.


## Software



3) The oscilloscope mode permit to see all the data (40us period) of a given channel for a defined window. In mode 1 & 2, it is possible to visualize the status of the tested card, save the data shown on the screen and control the parameters like the current applied or the voltage which simulate the high voltage on the tunnel card.


### **Software test and calibration**

There are numerous parameters to control during the functional test. The optical link connection (CRC check), the board status, the test mode response and the linearity of the inputs. In addition to the status informations survey, the system is used to calibrate accurately the gain and input offset current. A report is generated containing all the specific parameters of each tested boards including identification numbers.



The software has been segmented in 3 modes. 1) The Frame mode catch the raw information directly from the tunnel card, analyze it and screen it as the data are. 2) The running maximum work exactly as the future *LHC* system [3]. The data are processed inside the *FPGA* and the software takes the results with a user defined period and show it.

.02E+3-				-27			hardware is connected		1	2	3
1.50E+2-							-		CardNumber	1	
00E+2-				441		QUSB-0	Loaded QUSB		FrameNumber	44846	
50E+2-						3	BLECFT Board Number		Dumps	1	
10E+2-									Frames	155	-
						MODEO	EOPERATION		ERRA	0	0.00
50E+2-							XIMUMS ANALYSIS		ERRB	0	0.00
0E+2-							BER RECEPTION		ERRC	0	_
)E+2-									ERRD-CNChange ERRF-FNChange	U	
DE+2-							IBER B		NoACK	848485	
)E+2-						SEL SINGLE			LostFramesA	C6+6+6	0.00
DE+2-						CFC & ADC 1	20		LostFramesB	0	0.00
E+2-						Choose th	e displayed channel		MaxResets	162	0.00
E+2-						Channel	<b>T</b>		StatusA	65411	-
E+2-									StatusB	65535	
						0.00			ChangeInStatusA	2	
0E+2-						Start/Stop	Continuous Reads & view		ChangeInStatusB	8	
DE+2-							ad One Frame		Dac 1	0	-
DE+2-							sad_one_name		Dac 2	0	-
0E+2-									Dac 3	0	
E+2-						₫ 0.500	Refresh speed control		Dac 4	0	-
E+1-	ΑΛΛΑ	A AF				0.5000	Refresh speed [s]		Dac 5	0	-
E+0-						0		23	Dac 6	0	
0 1	2 3 4 5	6 7 8	9 10 11 12	13 14 15	16 17 18 19	0	Reads missed	24	Dac 7	0	
			Acquisitions						Dac 8	0	
	S	TATUS		-	1	Save To File			MinValCH1	0	
: P5V (*	Test CFC	Integr Level C	H1 @ EmorCFC CH1		Plot 1289				MinValCH2	0	
M5V C	Test_CFC_On	Integr Level C	H2 @ EmorCEC CH2		Plot 1290	-			MinWalCH3	0	
	RST DAC	Integr Level C	H3 © ErrorCFC CH3 H4 © ErrorCFC CH4		Plot 1291	I Save m	ultiple run on the same file		MinValCH4	0	-
	DAC_RST_Recieved RST_GOH	<ul> <li>Integr Level C</li> <li>Integr Level C</li> </ul>	H5 C ErrorCFC CH5		Flot 1292		Endfile		MinValCH5	0	
2 0	GOH RST Recieved	Integr Level C	H6 🗭 ErrorCFC CH6		Plot 1294				Mir/ValCH6	0	
Ready_1 @	DAC_over_155 DAC_overflow	<ul> <li>Integr Level C</li> </ul>	H7 ErrorCFC CH7		Plot 1295	(	Options		MinValCH7	0	
neauy_2 ve		C_overlow registered the remonth the pronting the provided the pronting the provided the provide			REE	BLECE		Mir/ValCH8	0		
	RSUM	RAPH OPT		_		-(crt)	View Frame & Raw Datas	34	I	0	
C	Max window to show 0.04 ms Normalize Values	Channel 2 F	Channel 5 Channel 6 Channel 7 Channel 8				LEST CFC BOARD	İ			Quit



In case of test failure, the severity is checked and reported in order to sort the boards and optimize the load of the repair team.

Complementary informations
 [1] lecc06 ref. [49] The LHC beam loss monitoring system's data acquisition card by Ewald EFFINGER (CERN)
 [2] lecc06 ref. [71] (Poster) The LHC Beam Loss Monitoring System's Surface Building Instalation by C. Zamantzas (CERN).
 [3] "The Real-Time Data Analysis and Decision System for Particle Flux Detection in the LHC Accelerator at CERN.", Zamantzas, C., Brunel University, CERN-THESIS-2006-037.