# Audit of the BLM LHC system

Beam loss interface to machine protection and energy distribution

The BLECS combiner and survey card

Functional test bench for the BLECF and BLECS

Jonathan Emery 10 June 2008

# Audit of the BLM LHC system

Beam loss interface to machine protection and energy distribution


Jonathan Emery 10 June 2008

## Outline


- Overview
- Beam permit hardware
- Beam permit check
- Beam energy


#### Overview for one IP


- The BLM receive the energy through a redundant link from the CISV
- The beam permit signals, maskable and unmaskable, are send to the CIBUS with 2 redundant lines (A and B)



#### Beam permit signal path









#### Beam permit daisy chain principle

- The FPGA provide a clock line to the one-shot chip
- The CLR input is used to combine the signal from the previous card
- A pull-down resistor is used in case of a broken wire or a unwanted board removal
- Same principle for the 2 links
  Inside the crate (BLETC to BLETC)
  Between the crates (BLECS to BLECS)




#### Beam dump request time stamping

- A counter starts when the beam permit goes down, stops when the PM freeze trigger arrives. The CPU calculate the time stamp with the PM freeze arrival time and this counter (1µs accuracy).
- A status tells is the beam info had arrived after a dump request and gives the delay between this 2 events.



#### Beam permit test procedure1

- Tests the beam permit lines (BPL) inside the crate
- Tests the BPL between the crates (on the same IP)
- Test results are saved in the database



#### Beam permit test procedure 2 (proposal)

#### Tests the BPL from the last crate to the CIBUS


- 1. Request from outside system (interlock system) to enter in test
- 2. BLM system waits for the <u>beam info</u> to be 'False' (U & M) Enter in the test mode after a predefined time
- 3. Then it is possible to force only one BPL (A or B) to 'true'
- 4. The BLM system return to normal state when the result is given to the BLECS

The beam permits goes to normal operation state only if the test is successful

- ▶ Control of the BPL by an outside system only if the BLM system is in "test mode"
- ▶ The BLM system can only go to "test mode" if the beam info is "False"
- ▶ Only one line (A or B) can be "True". The other one stay "False"

#### Beam energy

- The beam energy arrives from the timing system to the CISV located on the one crate of each IP (blmr)
- The CISV distribute the energy to all BLECS of the point (3 to 4 crates) in parallel through the cables between the crates.
- The integrity of the link is <u>continuously checked</u> and errors are counted and saved in the logging database.
- Conversion is done from 16bits to 5bits levels (32 levels of the BLM system). This conversion (linear) is hardcoded inside the FPGA of the BLECS



#### Beam energy link

- New energy value every 100ms
- The energy frames are transmitted every ms (the energy value is repeated between new values)
- Uses a serial link, 1MHz bit rate, Manchester encoding
- The frame is 32 bits long and content: LHC energy header ("1001") Spare bits ("000") Toggle bit expected to have a transition every 100ms **Error** counters to Energy value (16 bits) the DB CRC (8 bits) Timing **BLETC BLETC BLETC** CISV **BLECS** network N°1 N°2 N°16

# Audit of the BLM LHC system

The BLECS combiner and survey card

Jonathan Emery 10 June 2008

### Outline

- Hardware
- Crate overview
- Beam energy
- Beam permit
- High voltage control
- Voltages survey
- Tests

#### Hardware


- Based on DAB card
  - => VME 64x
  - => Stratix 40k
  - => SRAM memory
  - => One site code update
  - => Specific BI signals on P0
- Reuse of existing material
  - => FPGA code for VME
    Serial number chip Flash memory
  - => Flash programming



#### Combiner features added

- Beam permit
  - => Daisy chain between crates
  - => Beam Interlock
    CIBUS interface
- Interface to high voltage PS DAC for control ADC for monitoring
- Monitoring VME PS for specific behavior (ripples)
- Crate interconnections for test of the BLM system


#### Hardware




- Interconnection between crates (1 to 4)
- Beam permit: same connection between BLECS than between BLECS and CIBUS
- ② Last BLECS (before the CIBUS) control the HV but all can read the monitoring of this voltage.
- Beam energy distribution from last crate to all the others

IC Ionization chamber
BLECF Tunnel card for acquisition
BLETC Processing card
BLECS Combiner card
CIBUS Interlock interface
HV High Voltage power supply

#### Crate overview




#### Beam energy



- Serial reception with redundant channels (A and B)
- Continuous check for:
   Frame reception, CRC error, timeout frame, time out toggle bit
- Translation 16 bits to 5bits+1bit(error signal). Hardcoded conversion table
- Substitution of the original value by any value (in test mode only)
- Additional information on the reminded free bits
- Serial transmission to the 16 TC receivers in parallel

CRC error or timeout A	CRC error or timeout B	Toggle bit timeout	source used for the energy	Action	Comment
0	0	0	A	_ <del>-</del>	Normal operation
1	0	0	В	Increase counter CRC error A	
0	1	0	A	Increase counter CRC error B	
1	1	0	-	Previous beam energy value used	
х	Х	1	Highest Energy "FFFF" & error bit '1'	Increase counter Toggle bit timeout	The timeout is 110% of the normal time between the energy values

#### Beam energy



To 16 BLETC in parallel

#### BLECS transmission specification

- 1. "10010000" header (8 bits)
- 2. Composite data (16 bits)
- 3. Toggle bit + "000" (4 bits)
- 4. CRC (4 bits)


Audit of the BLM LHC system

0


#### Beam permit

The beam permit signal is travelling on the VME P0 connector from the first BLETC (1) to the last BLETC (16) and then to the BLECS with a daisy chain link.

One for the unmaskable and one for the maskable




#### High voltage control



Ionization chambers high voltage controlled by 0-10V signal Analog sum between the working voltage 5V-6.8V and a small modulation (16mV)

#### High voltage monitoring

Measured noise (over 10h)



The high voltage power supplies have analog output monitors to view the voltage and current levels, these signals are digitalized with an ADC. There are also comparators checking the levels.

1.61 mV

0.5V @ 1505V


40mA @ 1.3mA

#### Low voltage monitoring

The voltages on the combiner are monitored since some ripples due to ageing were observed on previous BLM system.


#### There are 2 ways to observe it:

- With the comparators connected to counters
- With ADC values (~5kHz), the FPGA calculate the delta (max min) when this value increase, its means there is ripples.



Under the threshold value:

the comparator notify it, the counter is increasing by one OR the counter is measuring the time below



**BLECS** 

	Digitalization	comparator
5V (VME)		
3V3 (VME)		
±12V (VME) not used on the board		
5V (P0 Analog)		
15V (P0 Analog)		
-15V (P0 Analog)		
5V (Reference of the DAC)		
10V (HV comparator ref 2x)		

#### Tests

- System test includes the most important test below Consistency, BPTC, HVLF
- Related to the thresholds and parameters
   Consistency Check of the LSA parameters inside the electronic
- Related to the beam interlock

BPTC Check of the beam dumping capability on each BLETC

BPBIS Check of the beam dumping capability of the BLECS to the BIS

Related to the high voltage

HVLF Check of the connection from HV to IC to BLETC

HVCFC Check of the BLECF capability to add 100pA on all channels (1650)


HVRDAC Reset of the BLECF current compensation (related to 10pA test) (1800)

HVRGOH Reset of the GOH on the BLECF (optical link to the surface (2000)

#### Test "SYSTEM TEST"

- The "SYSTEM TEST" should be done regularly
- A timer on the BLECS is requesting this test with 2 level of priority: Normal and High
- When the High priority request is raised, at the next dump, the beam permit lines are forced "False" and a system test should be started and be successful in order to go back to normal state
- The system test includes the following tests:
   Consistency
   HVLF modulation
   BPTC (beam permit lines until the last BLECS)

#### Tests: HVLF (HV modulation)



#### Tests request matrix

	Internal Timer	User	Expert	
Consistency*	X	X	X	
BPTC Beam Permit Lines	X	X	X	All these tests are part of the SYSTEM TEST
HVLF HV Modulation	X	X	X	
BPBIS*	/	X		
HVCFC HVRDAC HVRGOH			X	
Manual actions			X	

<sup>\*</sup> The result decision is done externally and is written on the combiner (Passed/Failed) in order to gives the beam permit again.

# **BLECS** overview

- Links the BLM system to the Interlock system
- Receives and translates the energy
- Control the detectors' HV
- Request periodic test
- Test parts of the BLM system
  All BPL except the one to the CIBUS
  The connections of all the installed detectors (HVLF)
  Initiate test related to HV level
- Blocks the BPL if a test failed System test, Consistency, BPBIS

# Audit of the BLM LHC system

Functional test bench for the BLECF tunnel card and BLECS combiner and survey card

Jonathan Emery 10 June 2008

### Outline


- BLECF test bench
  - Hardware
  - Software
  - Functional test
- BLECS test bench
  - Software
  - Functional test
- Summary

#### BLECF test bench hardware board


FPGA module (parallax) with custom code including the BLETC processing

USB module "Quick USB"

Power the board from the USB




Current source circuits to feed the BLECF 10pA to 1mA on 8 channels






#### BLECF test bench

#### Lab version



#### **Tunnel version**




#### BLECF software presentation

- Developed in C with Labwindows/CVI (NI)
- Can read and decode the frames send from the BLECF at 100Hz, show it and save it inside a file.
- Can show and save the result of the BLM processing which is inside the BLETC.
- On top of this, the test mode can make the functional test of the BLECF.

#### BLECF software presentation


#### Frame mode

The software takes the complete frames from the BLECF, analyze it and show it.



#### Running sums mode

The core processing of the BLM system holds inside the FPGA taken from the BLETC. The software takes the result of it and show it.



#### BLECF functional test

# Look at the ADC readings Calculate the exact current The operator correct it on the board Check if there are discontinuity Check if the signal is saturated Save the final value inside a file

# 2. <u>1mA calibration</u> Done with a external current source (keithley) The operator correct it on the board Save the final value inside a file

# Check the integrity of the optical fiber link Check if the status are working Check the HV level thresholds Check the linearity with internal sources Save everything inside a file

```
REPORT_CFCBoard_NormalT_DN_67_0.txt - Notepad
 File Edit Format View Help
G:\\Divisions\\S]\\DIV_SL\\BI\\PM\\BLM_BLECF\\BLECF_TEST_REPORT\\REPORT_CFCBoar
 FUNCTIONAL TEST OF THE TUNNEL ACQUISITION BOARD FOR THE LHC
 Mon Oct 15 14:10:53 2007
 Device number send through the fiber : 67
 PCB version : EDA-00593-V6
 Type your comments that will appear in the report file
           -- (FPGA barcode number, FPGA internal number, Board number)
 FPGA NO.067
 0006222348proto005
30201010069242
 30201010056165
 MEASURE 10PA => Start at 256908.18 [s] (12.50 - 25.00)
 CALIBRATION Offset current CH1 : 19.66 [s]
CALIBRATION Offset current CH2 : 18.97 [s]
                                                        (12.50 - 25.00)
                                                                                         passed
                                                        (12.50 - 25.00)
                                                                                         passed
 CALIBRATION offset current CH3 : 19.78
                                                        (12.50 - 25.00)
                                                                                         passed
                                                                                         passed
                                                                                          passed
 CALIBRATION Offset current CH6 : 19.58
                                                                                         passed
                                                                                         passed
                                                                                         passed
                                                 (16.00 - 8.00)
                                                                                         passed
                                                 (16.00 - 8.00)
                                                                                         passed
                                                                                         passed
                                                                                         passed
offset current calc CH5 : 9.68 [pA]
offset current calc CH5 : 9.68 [pA]
offset current calc CH6 : 10.22 [pA]
offset current calc CH7 : 10.40 [pA]
offset current calc CH8 : 11.12 [pA]
                                                                                         passed
                                                 (16.00 - 8.00)
                                                                                         passed
                                                 (16.00 - 8.00)
                                                                                         passed
                                                                                         passed
                              (Max 20)
                                                                                         passed
 Overshot
                              (Max 20)
                                                                                         passed
overshot
                              (Max 20)
                  CH3 : 0
                                                                                         passed
overshot
                              (Max 20)
                                                                                         passed
```

#### BLECS test bench

#### Test bench 1

- Current measurements at all programming stages
- Automation of the 2 PS
  with Labview:
  lowering each voltages,
  look at the status when it
  changes (comparators
  thresholds check) and
  save the result inside a file



#### BLECS test bench

#### Test bench 2


- Use a standard BLM LHC crate
- Use 2 I/O modules from NI to drive the BLECS inputs and check the outputs.
- Gets data from the BLECS with the CMW wrapper (AB-CO-MA)






#### BLECS test bench

#### Test bench 1



#### Test bench 2



#### Summary

#### **BLECF** test bench

- Aim to be used to test 750 boards in the lab and in the tunnel
- Ability to test FPGA code
- Custom test board using commercial modules
- Software in Labwindows/CVI
- Calibration assistance
- Full automated functional test
- Saves full measurement into multiples files


#### **BLECS** test bench

- Aim to test 45 boards
- Ability to test FPGA code
- Use commercial input/outputs modules (analog and digital)
- Software in Labview
- Partial automation for complex logic (all beam permit lines states)
- Uses status of the FPGA continuous check for the energy reception, turn clock.
- Test report on a excel file


# Audit of the BLM LHC system


Additional slides

#### Beam energy conversion



#### Beam permit






Lines from FPGA (frequency > 1MHz)

http://ab-div-bdi-bl-blm.web.cern.ch/ab-div-bdi-bl-blm/Electronics/BLECS\_Combiner/BLECS-Schematics/Rev3/BLECS\_Combiner\_Rev3.pdf

#### Commune lines between crate



#### Signalization needed:

- The system is under test
   (the last crate keep the beam permit lines low)
- 2) The last crate has received the beam permit low (See *BPTC test*)
- 3) Request 100pA test level
- 4) Request "Modulation level " of the HV+ Modulation of the HV

Name	OD1	OD2	OD3	Description
Normal operation	1	1	1	
Beam permit indication from the la combiner before the CIBUS	X	X	0	OD3 can change to indicate BP is false by the last crate before CIBUS (See BPTC test)
System under test (all test except Modulation)	0	1	X	The HV level goes at 100pA when any test starts
System under test Request Modulation level and Modulation.	0	0	X	


Open drain lines with dedicated IC: OD1 & OD2


Line direct FPGA to FPGA (200 Ohm between IO) simulation of OD with pull-up OD3

#### Last crate identification

#### Task:


Identify the last crate in the chain (the one which is connected to the CIBU)






If the <u>FPGA input = '0'</u> there is another BLECS under. Means this is <u>not</u> the last BLECS before CIBU. If the <u>FPGA input = '1'</u> there is no BLECS under. Means there is the CIBU and this is the last BLECS before CIBU.

#### Tests: HVLF (HV modulation)




Excitation Signal frequency 30mHz or 100mHz
Sample per period 256 for the reference and 1Hz samples for the Running maximums (Use the Login)
The processing is done sequentially for each channel

#### HVLF first results (2007)



There are only 4 channels connected with a chamber for this test. There can be easily identified them on the result of the measurements below.



In this test, there were two methods working in parallel: <u>Simple and double cross-correlation</u>

Further investigations needed to ameliorate, select one of the two and fine pitch the method.