




Functional and linearity test system for the LHC beam loss data acquisition card

J. Emery, B. Dehning, E. Effinger, C. Zamantzas, R. Leitner
CERN, Geneva, Switzerland

Abstract: In the frame of the design and development of the beam loss monitoring (BLM) system for the Large Hadron Collider (LHC) a flexible test system has been developed to qualify and verify during design and production the BLM LHC data acquisition card [1]. It permits to test completely the functionalities of the board as well as realizing analog input signal generation to the acquisition card. The system utilize two optical receivers, a Field Programmable Gate Array (FPGA), eight flexible current sources and a Universal Serial Bus (USB) to link it to a PC where a software written in LabWindows (National Instruments) runs. It includes an important part of the measurement processing [3] developed for the BLM in the future LHC accelerator [2]. The box is called Beam Loss Electronic Current to Frequency Tester (BLECFT).



System description

There will be around 650 acquisition cards to be calibrated and tested. Then they will be install inside the LHC tunnel. See [1]. The test box contain everything to test completely the tunnel card including a control unit (FPGA module) a power supply with current consumption check, two optical link to visualize the state of the tested board and acquire data, eight current sources working in parallel to control the linearity of the measurement chain and an interface to the PC (USB module).



Optical link

The data from the BLM acquisition card are send through an 800Mbps single mode optical link. The components have been taken from the receiver board of the LHC system (see right picture). The photodiode and the transceiver (TLK 1501) have been directly integrated on the board next to the FPGA. The data are demodulated by the TLK and send through the parallel bus @ 40MHz.



The tunnel card is sending every 40µs 20 words containing the identification number, the status of the card, the measurements of the ADC and the counter of the current to frequency circuit. These data are then processed inside the FPGA or send directly to the PC.

Current source

